Özet
In modern CMOS technology, local electrical stress has substantially increased as device geometries scaled down more aggressively compared to supply voltages. As a result, time-dependent degradation mechanisms (aging phenomena) became an important performance problem, which leads to a considerable lifetime reduction in manufactured integrated circuits. Combination of these aging phenomena with process variations has made reliability a major design objective. In analog circuits, different approaches have been proposed to mitigate the performance challenges related to device reliability. This paper discusses aging in CMOS technology and reviews reliability-aware analog circuit design methodologies for nanoscale circuits.
Orijinal dil | İngilizce |
---|---|
Ana bilgisayar yayını başlığı | SMACD 2017 - 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design |
Yayınlayan | Institute of Electrical and Electronics Engineers Inc. |
ISBN (Elektronik) | 9781509050529 |
DOI'lar | |
Yayın durumu | Yayınlandı - 14 Tem 2017 |
Etkinlik | 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2017 - Giardini Naxos, Taormina, Italy Süre: 12 Haz 2017 → 15 Haz 2017 |
Yayın serisi
Adı | SMACD 2017 - 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design |
---|
???event.eventtypes.event.conference???
???event.eventtypes.event.conference??? | 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2017 |
---|---|
Ülke/Bölge | Italy |
Şehir | Giardini Naxos, Taormina |
Periyot | 12/06/17 → 15/06/17 |
Bibliyografik not
Publisher Copyright:© 2017 IEEE.