A switchable DC offset cancellation circuit for time-based degradation correction

Didem Erol, Ali Doğuş Güngördü, Günhan Dündar, Mustafa Berke Yelten*

*Bu çalışma için yazışmadan sorumlu yazar

Araştırma sonucu: ???type-name???Makalebilirkişi

2 Atıf (Scopus)

Özet

This paper focuses on observing the aging impact of a DC offset cancellation circuit (DCOC) on the performance of an amplifier subject to time-based degradation, also known as aging. The circuit can be activated or deactivated to reduce the offset voltage that arises due to possible mismatches between the aging transistor in an amplifier. The proposed DCOC is designed along with a fully differential amplifier. It is fabricated in the low power TSMC 40 nm CMOS technology by using a single power supply of 1.1 V. Post-layout simulation results demonstrate that the offset suppression can be realized both in the Monte Carlo (MC) and corner analysis. In the measurement results of the fabricated chips, the DC offset, which is present before the deactivation of the DCOC, is suppressed by 19.25 dB.

Orijinal dilİngilizce
Sayfa (başlangıç-bitiş)485-491
Sayfa sayısı7
DergiAnalog Integrated Circuits and Signal Processing
Hacim106
Basın numarası3
DOI'lar
Yayın durumuYayınlandı - Mar 2021

Bibliyografik not

Publisher Copyright:
© 2020, Springer Science+Business Media, LLC, part of Springer Nature.

Finansman

This work was sponsored by the Technological Research Council of Turkey under the Project TÜBİTAK 1001 118E253.

FinansörlerFinansör numarası
Technological Research Council of TurkeyTÜBİTAK 1001 118E253

    Parmak izi

    A switchable DC offset cancellation circuit for time-based degradation correction' araştırma başlıklarına git. Birlikte benzersiz bir parmak izi oluştururlar.

    Alıntı Yap