Railway signalization SCADA and simulation project for interlocking systems

Student thesis: Master's thesis

Date of Award2009
Original languageEnglish
SupervisorMehmet Turan Söylemez (Supervisor)

Cite this

'