8-BIT 1 GS/S ADC architecture and 4-BIT flash ADC for +10 GS/S time interleaved ADC in 65nm CMOS technology

Student thesis: Master's thesis

Date of Award2015
Original languageEnglish
SupervisorMüştak Erhan Yalçın (Supervisor)

Cite this

'