2-port vector network analyzer implementation using AD9361 and ZYNQ FPGA

Student thesis: Master's thesis

Date of Award2021
Original languageEnglish
SupervisorMüştak Erhan Yalçın (Supervisor)

Cite this

'