Wave computer core using fixed-point arithmetic

Baris Karakaya; Ramazan Yeniceri; Mustak E. Yalcin

doi:10.1109/ISCAS.2015.7168933

Wave computer core using fixed-point arithmetic

Baris Karakaya, Ramazan Yeniceri, Mustak E. Yalcin

Firat University

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

5 Citations (Scopus)

Abstract

In this paper, success on cellular nonlinear network emulator core that generates active waves such as autowaves and traveling waves is intended. This wave computer core has 4 × 4 parallel processing units. Cellular nonlinear network in this study has 16; 384 nodes arranged in 128×128 normal grid form. The evolution algorithm of the network is executed by the hardware implemented on a Xilinx XC2VP30-FF896 FPGA chip using fixed-point arithmetic. The FPGA-based platform has an on-line monitor output in order to observe active wave evolution and a host computer in order to program the network. Using fixedpoint number format rather than floating-point number format has some advantages in the sense of speed and resource usage. The implementation in this study can be adapted to observe Doppler Effect on traveling waves and autowaves.

Original language	English
Title of host publication	2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	1514-1517
Number of pages	4
ISBN (Electronic)	9781479983919
DOIs	https://doi.org/10.1109/ISCAS.2015.7168933
Publication status	Published - 27 Jul 2015
Event	IEEE International Symposium on Circuits and Systems, ISCAS 2015 - Lisbon, Portugal Duration: 24 May 2015 → 27 May 2015

Publication series

Name	Proceedings - IEEE International Symposium on Circuits and Systems
Volume	2015-July
ISSN (Print)	0271-4310

Conference

Conference	IEEE International Symposium on Circuits and Systems, ISCAS 2015
Country/Territory	Portugal
City	Lisbon
Period	24/05/15 → 27/05/15

Bibliographical note

Publisher Copyright:
© 2015 IEEE.

Keywords

Cellular Neural/Nonlinear Networks (CNNs)
Field Programmable Gate Array (FPGA)
Fixed-Point Arithmetic
Wave Computer

Access to Document

10.1109/ISCAS.2015.7168933

Cite this

Karakaya, B., Yeniceri, R., & Yalcin, M. E. (2015). Wave computer core using fixed-point arithmetic. In 2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015 (pp. 1514-1517). Article 7168933 (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 2015-July). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS.2015.7168933

@inproceedings{11f52f7f0f5e45689621a3c77d32ccd4,

title = "Wave computer core using fixed-point arithmetic",

abstract = "In this paper, success on cellular nonlinear network emulator core that generates active waves such as autowaves and traveling waves is intended. This wave computer core has 4 × 4 parallel processing units. Cellular nonlinear network in this study has 16; 384 nodes arranged in 128×128 normal grid form. The evolution algorithm of the network is executed by the hardware implemented on a Xilinx XC2VP30-FF896 FPGA chip using fixed-point arithmetic. The FPGA-based platform has an on-line monitor output in order to observe active wave evolution and a host computer in order to program the network. Using fixedpoint number format rather than floating-point number format has some advantages in the sense of speed and resource usage. The implementation in this study can be adapted to observe Doppler Effect on traveling waves and autowaves.",

keywords = "Cellular Neural/Nonlinear Networks (CNNs), Field Programmable Gate Array (FPGA), Fixed-Point Arithmetic, Wave Computer",

author = "Baris Karakaya and Ramazan Yeniceri and Yalcin, {Mustak E.}",

note = "Publisher Copyright: {\textcopyright} 2015 IEEE.; IEEE International Symposium on Circuits and Systems, ISCAS 2015 ; Conference date: 24-05-2015 Through 27-05-2015",

year = "2015",

month = jul,

day = "27",

doi = "10.1109/ISCAS.2015.7168933",

language = "English",

series = "Proceedings - IEEE International Symposium on Circuits and Systems",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "1514--1517",

booktitle = "2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015",

address = "United States",

}

Karakaya, B, Yeniceri, R & Yalcin, ME 2015, Wave computer core using fixed-point arithmetic. in 2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015., 7168933, Proceedings - IEEE International Symposium on Circuits and Systems, vol. 2015-July, Institute of Electrical and Electronics Engineers Inc., pp. 1514-1517, IEEE International Symposium on Circuits and Systems, ISCAS 2015, Lisbon, Portugal, 24/05/15. https://doi.org/10.1109/ISCAS.2015.7168933

Wave computer core using fixed-point arithmetic. / Karakaya, Baris; Yeniceri, Ramazan ; Yalcin, Mustak E.
2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015. Institute of Electrical and Electronics Engineers Inc., 2015. p. 1514-1517 7168933 (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 2015-July).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Wave computer core using fixed-point arithmetic

AU - Karakaya, Baris

AU - Yeniceri, Ramazan

AU - Yalcin, Mustak E.

PY - 2015/7/27

Y1 - 2015/7/27

N2 - In this paper, success on cellular nonlinear network emulator core that generates active waves such as autowaves and traveling waves is intended. This wave computer core has 4 × 4 parallel processing units. Cellular nonlinear network in this study has 16; 384 nodes arranged in 128×128 normal grid form. The evolution algorithm of the network is executed by the hardware implemented on a Xilinx XC2VP30-FF896 FPGA chip using fixed-point arithmetic. The FPGA-based platform has an on-line monitor output in order to observe active wave evolution and a host computer in order to program the network. Using fixedpoint number format rather than floating-point number format has some advantages in the sense of speed and resource usage. The implementation in this study can be adapted to observe Doppler Effect on traveling waves and autowaves.

AB - In this paper, success on cellular nonlinear network emulator core that generates active waves such as autowaves and traveling waves is intended. This wave computer core has 4 × 4 parallel processing units. Cellular nonlinear network in this study has 16; 384 nodes arranged in 128×128 normal grid form. The evolution algorithm of the network is executed by the hardware implemented on a Xilinx XC2VP30-FF896 FPGA chip using fixed-point arithmetic. The FPGA-based platform has an on-line monitor output in order to observe active wave evolution and a host computer in order to program the network. Using fixedpoint number format rather than floating-point number format has some advantages in the sense of speed and resource usage. The implementation in this study can be adapted to observe Doppler Effect on traveling waves and autowaves.

KW - Cellular Neural/Nonlinear Networks (CNNs)

KW - Field Programmable Gate Array (FPGA)

KW - Fixed-Point Arithmetic

KW - Wave Computer

UR - http://www.scopus.com/inward/record.url?scp=84946212640&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2015.7168933

DO - 10.1109/ISCAS.2015.7168933

M3 - Conference contribution

AN - SCOPUS:84946212640

T3 - Proceedings - IEEE International Symposium on Circuits and Systems

SP - 1514

EP - 1517

BT - 2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - IEEE International Symposium on Circuits and Systems, ISCAS 2015

Y2 - 24 May 2015 through 27 May 2015

ER -

Wave computer core using fixed-point arithmetic

Abstract

Publication series

Conference

Bibliographical note

Keywords

Access to Document

Other files and links

Fingerprint

Cite this