The development of a software and hardware-in-the-loop test system for ITU-PSAT II nano satellite ADCS

N. Kemal Ure, Yigit Bekir Kaya, Gokhan Inalhan

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

14 Citations (Scopus)

Abstract

In this work, we present the operational concept of ITU-PSAT II, the reconfigurable fault-tolerant ADCS architecture and the associated Software and Hardware-in-the-Loop Test System for three-axis active control. ADCS of ITU PSAT II consists of three distinct hardware layers integrating sensors, actuators, and ADCS computer over the CAN bus. A multi mode control algorithm which acts over different operation modes and actuator / sensor failure scenarios, along with simulation results, is provided. For testing operational properties of ADCS, a Software and Hardware-in-the-Loop Test system were developed. The system includes direct satellite-bus emulation, integration of satellite hardware, an air bearing table and the Helmholtz Coil magnetic field emulator.

Original languageEnglish
Title of host publication2011 Aerospace Conference, AERO 2011
DOIs
Publication statusPublished - 2011
Event2011 IEEE Aerospace Conference, AERO 2011 - Big Sky, MT, United States
Duration: 5 Mar 201112 Mar 2011

Publication series

NameIEEE Aerospace Conference Proceedings
ISSN (Print)1095-323X

Conference

Conference2011 IEEE Aerospace Conference, AERO 2011
Country/TerritoryUnited States
CityBig Sky, MT
Period5/03/1112/03/11

Fingerprint

Dive into the research topics of 'The development of a software and hardware-in-the-loop test system for ITU-PSAT II nano satellite ADCS'. Together they form a unique fingerprint.

Cite this