Serial multiplier architectures over GF2n for elliptic curve cryptosystems

Lejla Batina*, Nele Mentens, Siddika Berna Örs, Bart Preneel

*Corresponding author for this work

Research output: Contribution to conferencePaperpeer-review

15 Citations (Scopus)

Abstract

We present an FPGA implementation of a new multiplier for binary finite fields that combines two previously known methods. The multiplier is designed for polynomial bases which allow more flexibility in hardware and is dedicated to efficient implementations of elliptic curve cryptography. An extension to a digit-serial architecture is also sketched. For the introduced architecture we also discuss resistance to side-channel attacks.

Original languageEnglish
Pages779-782
Number of pages4
Publication statusPublished - 2004
Externally publishedYes
EventProceedings of the 12th IEEE Mediterranean Electrotechnical Conference, MELECON 2004 - Dubrovnik, Croatia
Duration: 12 May 200415 May 2004

Conference

ConferenceProceedings of the 12th IEEE Mediterranean Electrotechnical Conference, MELECON 2004
Country/TerritoryCroatia
CityDubrovnik
Period12/05/0415/05/04

Fingerprint

Dive into the research topics of 'Serial multiplier architectures over GF2n for elliptic curve cryptosystems'. Together they form a unique fingerprint.

Cite this