Power/area analysis and optimization of a DS-SS receiver for an integrated sensor microsystem

N. Aydin; T. Arslan; D. R.S. Cumming

doi:10.1109/DSD.2003.1231973

Power/area analysis and optimization of a DS-SS receiver for an integrated sensor microsystem

N. Aydin, T. Arslan, D. R.S. Cumming

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

1 Citation (Scopus)

Abstract

Communication systems targeting miniaturized sensor microsystem networks are characterized by their restricted power and area constraints. When considering the design of telecommunication system for such a network, the receiver is the key performance critical block. This paper describes research work carried out on studying the impact of input data characteristics and resolution and internal data path complexity on area and power performance of the receiver. We have constructed a number of transmitter/receiver architectures and analyzed their power/area. We demonstrate that up to 59[%] and 11[%] savings in area and power respectively could be achieved by optimizing input data size and internal register width for a particular application while maintaining signal quality.

Original language	English
Title of host publication	Proceedings - Euromicro Symposium on Digital System Design, DSD 2003
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	402-406
Number of pages	5
ISBN (Electronic)	0769520030, 9780769520032
DOIs	https://doi.org/10.1109/DSD.2003.1231973
Publication status	Published - 2003
Externally published	Yes
Event	Euromicro Symposium on Digital System Design, DSD 2003 - Belek-Antalya, Turkey Duration: 1 Sept 2003 → 6 Sept 2003

Publication series

Name	Proceedings - Euromicro Symposium on Digital System Design, DSD 2003

Conference

Conference	Euromicro Symposium on Digital System Design, DSD 2003
Country/Territory	Turkey
City	Belek-Antalya
Period	1/09/03 → 6/09/03

Bibliographical note

Publisher Copyright:
© 2003 IEEE.

Access to Document

10.1109/DSD.2003.1231973

Cite this

Aydin, N., Arslan, T., & Cumming, D. R. S. (2003). Power/area analysis and optimization of a DS-SS receiver for an integrated sensor microsystem. In Proceedings - Euromicro Symposium on Digital System Design, DSD 2003 (pp. 402-406). (Proceedings - Euromicro Symposium on Digital System Design, DSD 2003). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/DSD.2003.1231973

@inproceedings{b242a0c2fde441d0ade1b5dc12489e74,

title = "Power/area analysis and optimization of a DS-SS receiver for an integrated sensor microsystem",

abstract = "Communication systems targeting miniaturized sensor microsystem networks are characterized by their restricted power and area constraints. When considering the design of telecommunication system for such a network, the receiver is the key performance critical block. This paper describes research work carried out on studying the impact of input data characteristics and resolution and internal data path complexity on area and power performance of the receiver. We have constructed a number of transmitter/receiver architectures and analyzed their power/area. We demonstrate that up to 59[%] and 11[%] savings in area and power respectively could be achieved by optimizing input data size and internal register width for a particular application while maintaining signal quality.",

author = "N. Aydin and T. Arslan and Cumming, {D. R.S.}",

note = "Publisher Copyright: {\textcopyright} 2003 IEEE.; Euromicro Symposium on Digital System Design, DSD 2003 ; Conference date: 01-09-2003 Through 06-09-2003",

year = "2003",

doi = "10.1109/DSD.2003.1231973",

language = "English",

series = "Proceedings - Euromicro Symposium on Digital System Design, DSD 2003",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "402--406",

booktitle = "Proceedings - Euromicro Symposium on Digital System Design, DSD 2003",

address = "United States",

}

Aydin, N, Arslan, T & Cumming, DRS 2003, Power/area analysis and optimization of a DS-SS receiver for an integrated sensor microsystem. in Proceedings - Euromicro Symposium on Digital System Design, DSD 2003. Proceedings - Euromicro Symposium on Digital System Design, DSD 2003, Institute of Electrical and Electronics Engineers Inc., pp. 402-406, Euromicro Symposium on Digital System Design, DSD 2003, Belek-Antalya, Turkey, 1/09/03. https://doi.org/10.1109/DSD.2003.1231973

Power/area analysis and optimization of a DS-SS receiver for an integrated sensor microsystem. / Aydin, N.; Arslan, T.; Cumming, D. R.S.
Proceedings - Euromicro Symposium on Digital System Design, DSD 2003. Institute of Electrical and Electronics Engineers Inc., 2003. p. 402-406 (Proceedings - Euromicro Symposium on Digital System Design, DSD 2003).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Power/area analysis and optimization of a DS-SS receiver for an integrated sensor microsystem

AU - Aydin, N.

AU - Arslan, T.

AU - Cumming, D. R.S.

PY - 2003

Y1 - 2003

N2 - Communication systems targeting miniaturized sensor microsystem networks are characterized by their restricted power and area constraints. When considering the design of telecommunication system for such a network, the receiver is the key performance critical block. This paper describes research work carried out on studying the impact of input data characteristics and resolution and internal data path complexity on area and power performance of the receiver. We have constructed a number of transmitter/receiver architectures and analyzed their power/area. We demonstrate that up to 59[%] and 11[%] savings in area and power respectively could be achieved by optimizing input data size and internal register width for a particular application while maintaining signal quality.

AB - Communication systems targeting miniaturized sensor microsystem networks are characterized by their restricted power and area constraints. When considering the design of telecommunication system for such a network, the receiver is the key performance critical block. This paper describes research work carried out on studying the impact of input data characteristics and resolution and internal data path complexity on area and power performance of the receiver. We have constructed a number of transmitter/receiver architectures and analyzed their power/area. We demonstrate that up to 59[%] and 11[%] savings in area and power respectively could be achieved by optimizing input data size and internal register width for a particular application while maintaining signal quality.

UR - http://www.scopus.com/inward/record.url?scp=49349104135&partnerID=8YFLogxK

U2 - 10.1109/DSD.2003.1231973

DO - 10.1109/DSD.2003.1231973

M3 - Conference contribution

AN - SCOPUS:49349104135

T3 - Proceedings - Euromicro Symposium on Digital System Design, DSD 2003

SP - 402

EP - 406

BT - Proceedings - Euromicro Symposium on Digital System Design, DSD 2003

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - Euromicro Symposium on Digital System Design, DSD 2003

Y2 - 1 September 2003 through 6 September 2003

ER -

Aydin N, Arslan T, Cumming DRS. Power/area analysis and optimization of a DS-SS receiver for an integrated sensor microsystem. In Proceedings - Euromicro Symposium on Digital System Design, DSD 2003. Institute of Electrical and Electronics Engineers Inc. 2003. p. 402-406. (Proceedings - Euromicro Symposium on Digital System Design, DSD 2003). doi: 10.1109/DSD.2003.1231973

Power/area analysis and optimization of a DS-SS receiver for an integrated sensor microsystem

Abstract

Publication series

Conference

Bibliographical note

Access to Document

Other files and links

Fingerprint

Cite this