Power-analysis attack on an ASIC AES implementation

Siddika Berna Örs*, Frank K. Gürkaynak, Elisabeth Oswald, Bart Preneel

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingChapterpeer-review


The AES (Advanced Encryption Standard) is a new block cipher standard published by the US government in November 2001. As a consequence, there is a growing interest in efficient implementations of the AES. For many applications, these implementations need to be resistant against side channel attacks, that is, it should not be too easy to extract secret information from physical measurements on the device. This chapter presents the first results on the feasibility of power analysis attack against an AES hardware implementation. Our attack is targeted against an ASIC implementation of the AES developed by the ETH Zurich. We show how to build a reliable measurement setup and how to improve the correlation coefficients, i.e., the signal to noise ratio for our measurements. Our approach is the first step to link power estimations from data generated by a behavioral HDL simulator to real power measurements.

Original languageEnglish
Title of host publicationEmbedded Cryptographic Hardware
Subtitle of host publicationDesign and Security
PublisherNova Science Publishers, Inc.
Number of pages16
ISBN (Print)1594541450, 9781594541452
Publication statusPublished - 2005
Externally publishedYes


Dive into the research topics of 'Power-analysis attack on an ASIC AES implementation'. Together they form a unique fingerprint.

Cite this