Implementation of a software defined FM mixed demodulator on FPGA

A. Oguz Kislal, Arda Demiray, Osman Ceylan, H. Bulent Yagci

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

2 Citations (Scopus)

Abstract

Software defined radio (SDR) applications are usually preferred in low power flexible communication systems. In this paper, a software defined Frequency Modulation (FM) demodulator is presented. Mixed demodulation technique is used to build a digital FM demodulator which has 16 MHz sampling rate. Proposed system was implemented successfully on a Field Programmable Gate Array (FPGA). The system uses 1247 logic elements. FPGA's power consumption is 113.56 mW. The system was tested and verified with a test bed including Analog Digital Converter (ADC) and Digital Analog Converter (DAC).

Original languageEnglish
Title of host publication2015 23rd Telecommunications Forum, TELFOR 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages333-336
Number of pages4
ISBN (Electronic)9781509000548
DOIs
Publication statusPublished - 8 Jan 2016
Event23rd Telecommunications Forum, TELFOR 2015 - Belgrade, Serbia
Duration: 24 Nov 201526 Nov 2015

Publication series

Name2015 23rd Telecommunications Forum, TELFOR 2015

Conference

Conference23rd Telecommunications Forum, TELFOR 2015
Country/TerritorySerbia
CityBelgrade
Period24/11/1526/11/15

Bibliographical note

Publisher Copyright:
© 2015 IEEE.

Keywords

  • CORDIC
  • Digital FM
  • FPGA
  • SDR

Fingerprint

Dive into the research topics of 'Implementation of a software defined FM mixed demodulator on FPGA'. Together they form a unique fingerprint.

Cite this