Implementation of a chaotic time-delay RNG based secure communication system on FPGA

Latif Akçay; Erdem Cil; Alptekin Vardar; Ilayda Yaman; Ramazan Yeniceri; Mustak E. Yalcin

Implementation of a chaotic time-delay RNG based secure communication system on FPGA

Latif Akçay, Erdem Cil, Alptekin Vardar, Ilayda Yaman, Ramazan Yeniceri, Mustak E. Yalcin

Istanbul Technical University

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

2 Citations (Scopus)

Abstract

Security is one of the most important design parameters in communication systems. Security of cryptographic systems depends on the unpredictability of keys. Chaotic random number generators have become an alternative method for random number generation instead of physical noise based ones. In this work, we describe a system-on-chip design which includes a chaos-based random number generator. Key generation, encryption-decryption blocks and control unit are designed to run on the same chip. All blocks are connected to the Microblaze softcore processor and implemented on a Xilinx FPGA. Structural details of the system and the results are shared.

Original language	English
Title of host publication	2017 10th International Conference on Electrical and Electronics Engineering, ELECO 2017
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	1277-1280
Number of pages	4
ISBN (Electronic)	9786050107371
Publication status	Published - 2 Jul 2017
Event	10th International Conference on Electrical and Electronics Engineering, ELECO 2017 - Bursa, Turkey Duration: 29 Nov 2017 → 2 Dec 2017

Publication series

Name	2017 10th International Conference on Electrical and Electronics Engineering, ELECO 2017
Volume	2018-January

Conference

Conference	10th International Conference on Electrical and Electronics Engineering, ELECO 2017
Country/Territory	Turkey
City	Bursa
Period	29/11/17 → 2/12/17

Bibliographical note

Publisher Copyright:
© 2017 EMO (Turkish Chamber of Electrical Enginners).

Cite this

Akçay, L., Cil, E., Vardar, A., Yaman, I., Yeniceri, R., & Yalcin, M. E. (2017). Implementation of a chaotic time-delay RNG based secure communication system on FPGA. In 2017 10th International Conference on Electrical and Electronics Engineering, ELECO 2017 (pp. 1277-1280). (2017 10th International Conference on Electrical and Electronics Engineering, ELECO 2017; Vol. 2018-January). Institute of Electrical and Electronics Engineers Inc..

Akçay, Latif ; Cil, Erdem ; Vardar, Alptekin et al. / Implementation of a chaotic time-delay RNG based secure communication system on FPGA. 2017 10th International Conference on Electrical and Electronics Engineering, ELECO 2017. Institute of Electrical and Electronics Engineers Inc., 2017. pp. 1277-1280 (2017 10th International Conference on Electrical and Electronics Engineering, ELECO 2017).

@inproceedings{7a2c4b150102485e9c8b5888dbcdac73,

title = "Implementation of a chaotic time-delay RNG based secure communication system on FPGA",

abstract = "Security is one of the most important design parameters in communication systems. Security of cryptographic systems depends on the unpredictability of keys. Chaotic random number generators have become an alternative method for random number generation instead of physical noise based ones. In this work, we describe a system-on-chip design which includes a chaos-based random number generator. Key generation, encryption-decryption blocks and control unit are designed to run on the same chip. All blocks are connected to the Microblaze softcore processor and implemented on a Xilinx FPGA. Structural details of the system and the results are shared.",

author = "Latif Ak{\c c}ay and Erdem Cil and Alptekin Vardar and Ilayda Yaman and Ramazan Yeniceri and Yalcin, {Mustak E.}",

note = "Publisher Copyright: {\textcopyright} 2017 EMO (Turkish Chamber of Electrical Enginners).; 10th International Conference on Electrical and Electronics Engineering, ELECO 2017 ; Conference date: 29-11-2017 Through 02-12-2017",

year = "2017",

month = jul,

day = "2",

language = "English",

series = "2017 10th International Conference on Electrical and Electronics Engineering, ELECO 2017",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "1277--1280",

booktitle = "2017 10th International Conference on Electrical and Electronics Engineering, ELECO 2017",

address = "United States",

}

Akçay, L, Cil, E, Vardar, A, Yaman, I, Yeniceri, R & Yalcin, ME 2017, Implementation of a chaotic time-delay RNG based secure communication system on FPGA. in 2017 10th International Conference on Electrical and Electronics Engineering, ELECO 2017. 2017 10th International Conference on Electrical and Electronics Engineering, ELECO 2017, vol. 2018-January, Institute of Electrical and Electronics Engineers Inc., pp. 1277-1280, 10th International Conference on Electrical and Electronics Engineering, ELECO 2017, Bursa, Turkey, 29/11/17.

Implementation of a chaotic time-delay RNG based secure communication system on FPGA. / Akçay, Latif; Cil, Erdem; Vardar, Alptekin et al.
2017 10th International Conference on Electrical and Electronics Engineering, ELECO 2017. Institute of Electrical and Electronics Engineers Inc., 2017. p. 1277-1280 (2017 10th International Conference on Electrical and Electronics Engineering, ELECO 2017; Vol. 2018-January).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Implementation of a chaotic time-delay RNG based secure communication system on FPGA

AU - Akçay, Latif

AU - Cil, Erdem

AU - Vardar, Alptekin

AU - Yaman, Ilayda

AU - Yeniceri, Ramazan

AU - Yalcin, Mustak E.

PY - 2017/7/2

Y1 - 2017/7/2

N2 - Security is one of the most important design parameters in communication systems. Security of cryptographic systems depends on the unpredictability of keys. Chaotic random number generators have become an alternative method for random number generation instead of physical noise based ones. In this work, we describe a system-on-chip design which includes a chaos-based random number generator. Key generation, encryption-decryption blocks and control unit are designed to run on the same chip. All blocks are connected to the Microblaze softcore processor and implemented on a Xilinx FPGA. Structural details of the system and the results are shared.

AB - Security is one of the most important design parameters in communication systems. Security of cryptographic systems depends on the unpredictability of keys. Chaotic random number generators have become an alternative method for random number generation instead of physical noise based ones. In this work, we describe a system-on-chip design which includes a chaos-based random number generator. Key generation, encryption-decryption blocks and control unit are designed to run on the same chip. All blocks are connected to the Microblaze softcore processor and implemented on a Xilinx FPGA. Structural details of the system and the results are shared.

UR - http://www.scopus.com/inward/record.url?scp=85046257074&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:85046257074

T3 - 2017 10th International Conference on Electrical and Electronics Engineering, ELECO 2017

SP - 1277

EP - 1280

BT - 2017 10th International Conference on Electrical and Electronics Engineering, ELECO 2017

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 10th International Conference on Electrical and Electronics Engineering, ELECO 2017

Y2 - 29 November 2017 through 2 December 2017

ER -

Akçay L, Cil E, Vardar A, Yaman I, Yeniceri R , Yalcin ME. Implementation of a chaotic time-delay RNG based secure communication system on FPGA. In 2017 10th International Conference on Electrical and Electronics Engineering, ELECO 2017. Institute of Electrical and Electronics Engineers Inc. 2017. p. 1277-1280. (2017 10th International Conference on Electrical and Electronics Engineering, ELECO 2017).

Implementation of a chaotic time-delay RNG based secure communication system on FPGA

Abstract

Publication series

Conference

Bibliographical note

Other files and links

Fingerprint

Cite this