Hardware implementation of novel image compression-encryption system on a FPGA

Ahmet Çaǧri Baǧbaba, Berna Örs

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

4 Citations (Scopus)

Abstract

With the development of digital technologies, compression and encryption have become important aspects of information. In many applications, encryption of compressed images is considered vital for hiding data. In this work, we implemented the image compression-encryption hardware on a FPGA. JPEG was used as a compression standard and Tiny Encryption Algorithm was used as an encryption algorithm. Discrete Cosine Transform coefficients were encrypted by using two methods. First, only DC coefficients of each 8×8 block of image were encrypted. Then, along with DC coefficients, first five AC coefficients of each 8×8 block of image were encrypted. In the result, encrypted images and PSNR values were given in order to determine success of the work. This work is novel from the point of view encryption methods.

Original languageEnglish
Title of host publicationELECO 2015 - 9th International Conference on Electrical and Electronics Engineering
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1159-1163
Number of pages5
ISBN (Electronic)9786050107371
DOIs
Publication statusPublished - 28 Jan 2016
Event9th International Conference on Electrical and Electronics Engineering, ELECO 2015 - Bursa, Turkey
Duration: 26 Nov 201528 Nov 2015

Publication series

NameELECO 2015 - 9th International Conference on Electrical and Electronics Engineering

Conference

Conference9th International Conference on Electrical and Electronics Engineering, ELECO 2015
Country/TerritoryTurkey
CityBursa
Period26/11/1528/11/15

Bibliographical note

Publisher Copyright:
© 2015 Chamber of Electrical Engineers of Turkey.

Fingerprint

Dive into the research topics of 'Hardware implementation of novel image compression-encryption system on a FPGA'. Together they form a unique fingerprint.

Cite this