Feasibility conditions on PID controller synthesis using dominant pole assignment

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

3 Citations (Scopus)

Abstract

This paper presents a method for PID controller design which can achieve dominant pole assignment using two of the controller parameters. The non-dominant poles are restricted on the left of the line s = σH, where σH is the minimum feasible value, called as the feasibility border. It is obvious that a dominant pole assignment is not practical if σH is close to the real parts of the required dominant poles. Hence, finding σH for a given system is very important. The method, which parameterizes all such controllers in order to allow further design criteria, can be applied to other kinds of low-order compensators.

Original languageEnglish
Title of host publication2007 European Control Conference, ECC 2007
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages483-489
Number of pages7
ISBN (Electronic)9783952417386
DOIs
Publication statusPublished - 2007
Event2007 9th European Control Conference, ECC 2007 - Kos, Greece
Duration: 2 Jul 20075 Jul 2007

Publication series

Name2007 European Control Conference, ECC 2007

Conference

Conference2007 9th European Control Conference, ECC 2007
Country/TerritoryGreece
CityKos
Period2/07/075/07/07

Bibliographical note

Publisher Copyright:
© 2007 EUCA.

Fingerprint

Dive into the research topics of 'Feasibility conditions on PID controller synthesis using dominant pole assignment'. Together they form a unique fingerprint.

Cite this