Abstract
This paper deals with a fully differential (FD) operational amplifier (opamp) consists of double folded cascode and class AB output with continuous time common mode feedback (CMFB) network. The opamp is designed in 0.18 μm CMOS technology in Cadence Spectre Circuit Simulator with 1.8 V supply. In this single supply, opamp has 117 dB gain, 65-degree phase margin, 72 dB common-mode rejection ratio (CMRR) for 2pF load with a power consumption of only 1.2 mW. This topology is more suitable for high-speed pipeline Analog-to-Digital converters (ADCs) with foreground calibration, when compared to conventional designs, enabling operation at higher clock frequencies as the class AB stage causes the slew limiting in the first stage and power dissipation is decreasing.
Original language | English |
---|---|
Title of host publication | 2nd International Conference on Computer Science and Engineering, UBMK 2017 |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 393-396 |
Number of pages | 4 |
ISBN (Electronic) | 9781538609309 |
DOIs | |
Publication status | Published - 31 Oct 2017 |
Event | 2nd International Conference on Computer Science and Engineering, UBMK 2017 - Antalya, Turkey Duration: 5 Oct 2017 → 8 Oct 2017 |
Publication series
Name | 2nd International Conference on Computer Science and Engineering, UBMK 2017 |
---|
Conference
Conference | 2nd International Conference on Computer Science and Engineering, UBMK 2017 |
---|---|
Country/Territory | Turkey |
City | Antalya |
Period | 5/10/17 → 8/10/17 |
Bibliographical note
Publisher Copyright:© 2017 IEEE.
Keywords
- Analog-to-digital converter (ADC)
- Class AB
- Common mode feedback (CMFB)
- Double folded cascode
- Fully differential amplifier