An Open-Source eFPGA-based SoC Design for Computation Acceleration

Yunus Emre Eryilmaz; Hasan Erdem Yantir; Mustak Erhan Yalçin

doi:10.1109/ICECS58634.2023.10382739

An Open-Source eFPGA-based SoC Design for Computation Acceleration

Yunus Emre Eryilmaz^*, Hasan Erdem Yantir, Mustak Erhan Yalçin

^*Corresponding author for this work

Department of Electronics and Communication Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

FPGAs have gained attention in recent years with their concurrent computing and reconfigurability abilities. Because of the interest, research on open-source FPGAs has increased, similar to open-source processors. However, there are not any open-source system-on-chips (SoC) with embedded FPGA. This work proposes an open-source eFPGA-augmented SoC. The system consists of PicoRV32, an open-source RV32IMC core, an embedded FPGA, and communication peripherals. The in-system communication is maintained with the Wishbone B4 bus protocol. The embedded FPGA is a homogenous island-style FPGA that has 1960 LUTs and 448 I/Os. The CLBs have ten 6-LUTs and local routing muxes to implement Boolean functions efficiently. The switch boxes are Wilton-style with a connectivity parameter of three to increase connectivity between connection boxes. The configuration protocol is chosen as the scan-chain protocol to ease physical design. Finally, the software and embedded FPGA implementations are run on the system and compared. According to the result, the proposed SoC design methodology provides an %81 average acceleration over 3 benchmarks.

Original language	English
Title of host publication	ICECS 2023 - 2023 30th IEEE International Conference on Electronics, Circuits and Systems
Subtitle of host publication	Technosapiens for Saving Humanity
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9798350326499
DOIs	https://doi.org/10.1109/ICECS58634.2023.10382739
Publication status	Published - 2023
Event	30th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2023 - Istanbul, Turkey Duration: 4 Dec 2023 → 7 Dec 2023

Publication series

Name	ICECS 2023 - 2023 30th IEEE International Conference on Electronics, Circuits and Systems: Technosapiens for Saving Humanity

Conference

Conference	30th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2023
Country/Territory	Turkey
City	Istanbul
Period	4/12/23 → 7/12/23

Bibliographical note

Publisher Copyright:
© 2023 IEEE.

Funding

This study was partially supported by TÜB˙TAK Informatics and Information Security Research Center (B˙LGEM) and EU through the KDT programme project ”HICONNECTS: Heterogeneous Integration for Connectivity and Sustainability”.

Funders	Funder number
TÜB˙TAK Informatics and Information Security Research Center
European Commission

Keywords

Embedded FPGA
FPGA architecture
open source hardware
RISC-V
system-on-chip

Access to Document

10.1109/ICECS58634.2023.10382739

Cite this

Eryilmaz, Y. E., Yantir, H. E., & Yalçin, M. E. (2023). An Open-Source eFPGA-based SoC Design for Computation Acceleration. In ICECS 2023 - 2023 30th IEEE International Conference on Electronics, Circuits and Systems: Technosapiens for Saving Humanity (ICECS 2023 - 2023 30th IEEE International Conference on Electronics, Circuits and Systems: Technosapiens for Saving Humanity). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICECS58634.2023.10382739

Eryilmaz, Yunus Emre ; Yantir, Hasan Erdem ; Yalçin, Mustak Erhan. / An Open-Source eFPGA-based SoC Design for Computation Acceleration. ICECS 2023 - 2023 30th IEEE International Conference on Electronics, Circuits and Systems: Technosapiens for Saving Humanity. Institute of Electrical and Electronics Engineers Inc., 2023. (ICECS 2023 - 2023 30th IEEE International Conference on Electronics, Circuits and Systems: Technosapiens for Saving Humanity).

@inproceedings{5e0fa6db8612414b9212814b7407770b,

title = "An Open-Source eFPGA-based SoC Design for Computation Acceleration",

abstract = "FPGAs have gained attention in recent years with their concurrent computing and reconfigurability abilities. Because of the interest, research on open-source FPGAs has increased, similar to open-source processors. However, there are not any open-source system-on-chips (SoC) with embedded FPGA. This work proposes an open-source eFPGA-augmented SoC. The system consists of PicoRV32, an open-source RV32IMC core, an embedded FPGA, and communication peripherals. The in-system communication is maintained with the Wishbone B4 bus protocol. The embedded FPGA is a homogenous island-style FPGA that has 1960 LUTs and 448 I/Os. The CLBs have ten 6-LUTs and local routing muxes to implement Boolean functions efficiently. The switch boxes are Wilton-style with a connectivity parameter of three to increase connectivity between connection boxes. The configuration protocol is chosen as the scan-chain protocol to ease physical design. Finally, the software and embedded FPGA implementations are run on the system and compared. According to the result, the proposed SoC design methodology provides an %81 average acceleration over 3 benchmarks.",

keywords = "Embedded FPGA, FPGA architecture, open source hardware, RISC-V, system-on-chip",

author = "Eryilmaz, {Yunus Emre} and Yantir, {Hasan Erdem} and Yal{\c c}in, {Mustak Erhan}",

note = "Publisher Copyright: {\textcopyright} 2023 IEEE.; 30th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2023 ; Conference date: 04-12-2023 Through 07-12-2023",

year = "2023",

doi = "10.1109/ICECS58634.2023.10382739",

language = "English",

series = "ICECS 2023 - 2023 30th IEEE International Conference on Electronics, Circuits and Systems: Technosapiens for Saving Humanity",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "ICECS 2023 - 2023 30th IEEE International Conference on Electronics, Circuits and Systems",

address = "United States",

}

Eryilmaz, YE, Yantir, HE & Yalçin, ME 2023, An Open-Source eFPGA-based SoC Design for Computation Acceleration. in ICECS 2023 - 2023 30th IEEE International Conference on Electronics, Circuits and Systems: Technosapiens for Saving Humanity. ICECS 2023 - 2023 30th IEEE International Conference on Electronics, Circuits and Systems: Technosapiens for Saving Humanity, Institute of Electrical and Electronics Engineers Inc., 30th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2023, Istanbul, Turkey, 4/12/23. https://doi.org/10.1109/ICECS58634.2023.10382739

An Open-Source eFPGA-based SoC Design for Computation Acceleration. / Eryilmaz, Yunus Emre; Yantir, Hasan Erdem; Yalçin, Mustak Erhan.
ICECS 2023 - 2023 30th IEEE International Conference on Electronics, Circuits and Systems: Technosapiens for Saving Humanity. Institute of Electrical and Electronics Engineers Inc., 2023. (ICECS 2023 - 2023 30th IEEE International Conference on Electronics, Circuits and Systems: Technosapiens for Saving Humanity).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - An Open-Source eFPGA-based SoC Design for Computation Acceleration

AU - Eryilmaz, Yunus Emre

AU - Yantir, Hasan Erdem

AU - Yalçin, Mustak Erhan

PY - 2023

Y1 - 2023

N2 - FPGAs have gained attention in recent years with their concurrent computing and reconfigurability abilities. Because of the interest, research on open-source FPGAs has increased, similar to open-source processors. However, there are not any open-source system-on-chips (SoC) with embedded FPGA. This work proposes an open-source eFPGA-augmented SoC. The system consists of PicoRV32, an open-source RV32IMC core, an embedded FPGA, and communication peripherals. The in-system communication is maintained with the Wishbone B4 bus protocol. The embedded FPGA is a homogenous island-style FPGA that has 1960 LUTs and 448 I/Os. The CLBs have ten 6-LUTs and local routing muxes to implement Boolean functions efficiently. The switch boxes are Wilton-style with a connectivity parameter of three to increase connectivity between connection boxes. The configuration protocol is chosen as the scan-chain protocol to ease physical design. Finally, the software and embedded FPGA implementations are run on the system and compared. According to the result, the proposed SoC design methodology provides an %81 average acceleration over 3 benchmarks.

AB - FPGAs have gained attention in recent years with their concurrent computing and reconfigurability abilities. Because of the interest, research on open-source FPGAs has increased, similar to open-source processors. However, there are not any open-source system-on-chips (SoC) with embedded FPGA. This work proposes an open-source eFPGA-augmented SoC. The system consists of PicoRV32, an open-source RV32IMC core, an embedded FPGA, and communication peripherals. The in-system communication is maintained with the Wishbone B4 bus protocol. The embedded FPGA is a homogenous island-style FPGA that has 1960 LUTs and 448 I/Os. The CLBs have ten 6-LUTs and local routing muxes to implement Boolean functions efficiently. The switch boxes are Wilton-style with a connectivity parameter of three to increase connectivity between connection boxes. The configuration protocol is chosen as the scan-chain protocol to ease physical design. Finally, the software and embedded FPGA implementations are run on the system and compared. According to the result, the proposed SoC design methodology provides an %81 average acceleration over 3 benchmarks.

KW - Embedded FPGA

KW - FPGA architecture

KW - open source hardware

KW - RISC-V

KW - system-on-chip

UR - http://www.scopus.com/inward/record.url?scp=85183580487&partnerID=8YFLogxK

U2 - 10.1109/ICECS58634.2023.10382739

DO - 10.1109/ICECS58634.2023.10382739

M3 - Conference contribution

AN - SCOPUS:85183580487

T3 - ICECS 2023 - 2023 30th IEEE International Conference on Electronics, Circuits and Systems: Technosapiens for Saving Humanity

BT - ICECS 2023 - 2023 30th IEEE International Conference on Electronics, Circuits and Systems

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 30th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2023

Y2 - 4 December 2023 through 7 December 2023

ER -

Eryilmaz YE, Yantir HE, Yalçin ME. An Open-Source eFPGA-based SoC Design for Computation Acceleration. In ICECS 2023 - 2023 30th IEEE International Conference on Electronics, Circuits and Systems: Technosapiens for Saving Humanity. Institute of Electrical and Electronics Engineers Inc. 2023. (ICECS 2023 - 2023 30th IEEE International Conference on Electronics, Circuits and Systems: Technosapiens for Saving Humanity). doi: 10.1109/ICECS58634.2023.10382739

An Open-Source eFPGA-based SoC Design for Computation Acceleration

Abstract

Publication series

Conference

Bibliographical note

Funding

Keywords

Access to Document

Other files and links

Fingerprint

Cite this