A high-speed CMOS current comparator suitable for algorithmic analog-to-digital converters

Tolga Kaya*, Ali Zeki

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)

Abstract

This paper introduces a high-speed high resolution CMOS current comparator which is used in an algorithmic Analog-to-Digital Converter (ADC) and implemented with a 0.6 μm standard CMOS process. Circuit occupies 170 x 80μm2. Proposed circuit performs comparison over a precision of 10-bit at a 100MHz clock within the 0-250 μA input current range. Power consumption is less than 500 μA.

Original languageEnglish
Pages (from-to)603-605
Number of pages3
JournalIstanbul University - Journal of Electrical and Electronics Engineering
Volume8
Issue number2
Publication statusPublished - 2008

Keywords

  • Analog-digital converters
  • Comparators
  • Current-mode circuits

Fingerprint

Dive into the research topics of 'A high-speed CMOS current comparator suitable for algorithmic analog-to-digital converters'. Together they form a unique fingerprint.

Cite this